Abstract-
) is a cylindrical el absorbers and EM calorimeter al barrel detector s) (|η| < 1.0) and (0.8 < |η| < 1.7), les. The 6-meters two electronics extended barrels ed a total of 256 channels of onponding high The TileCal Phase II Upgrade design of the readout electronics an scheduled to occur between 2022 a TileCal data with the averaged LHC factor of ~10. The current analo replaced by a fully digital trigger wi data rather than a reduced set wher summed into trigger towers as is do demonstrator is being developed to electronics performance and gain Phase II upgrade design. In spite of trigger, the Demonstrator must also to make it compatible with the pres The Demonstrator is planned to be for LHC RUN 2 in 2014.
II. TILECAL DEMONSTRATOR
By LHC Run 1, the luminosity 2022, the luminosity of the HL-LHC 5~7x10 34 cm -2 s -1 [3] . Since the on-d is exposed to activating radiation running, the increased radiation component lifetime will eventually replace all of the readout electronics
The present TileCal electronics shown in Fig. 1 . It contains 9 d which are stacked in 4 levels inside t project is a complete rend data acquisition system and 2024. It must process C luminosity increased by a g trigger system will be ith access to all the TileCal re TileCal cells have been ne in the present design. A o evaluate the new readout field experience for the f the fully functional digital o provide an analog trigger sent analog trigger scheme. e inserted into the TileCal R READOUT ELECTRONICS reached 8x10 33 cm -2 s -1 . In C is planned to increase to detector readout electronics while the experiment is levels and the limited necessitate an upgrade to s in the TileCal. [4] - [6] .
is placed in "drawers" as different functional boards the drawer.
ers will replace only one series of tasks must be r can be deployed. These tasks include a re-design of the drawer mech water cooling. The analog front-end has bee new data digitizing scheme, slow cont synchronization, parallel analog and digital high voltage control and distribution, new hig high voltage divider, low voltage supplies, calibration bench and the off-detector readou be implemented. The experience we will gai will help us to address the system issue problems that we may encounter in the future upgrade.
Instead of 9 types of boards used in the readout system, the Demonstrator electronics 4 types of functional boards: Analog FrontBoard, Daughter Board and High Voltage Di Fig. 2 shows a diagram of the Demo electronics mounted on one drawer. The A Board resides in the PMT enclosure (block) amplified analog signals are feed to the Mai digitization.
The newly designed electronics drawer is identical mini-drawers with water cooling con supporting frames. Each mini-drawer will PMT blocks, one Main Board and one Daug Demonstrator retains all the functionalities readout system, and adds the capabilities o triggering. 
A. Analog Front-end Readout Board
The ATLAS TileCal analog front-end required to measure the energy deposition in cell from 220MeV to 1.3TeV. The correspo PMT output charge is ~800pC. Three types end boards with different readout meth developed by three institutions.
The analog front-end electronics Optionpresent so-called 3-in-1 card. It consists of LC shaper with two clamping amplifiers processing, a slow integrator for minimum and a Cs137 source calibration of the PMT gain and low gain amplifiers have a gain r followed by a 12-bit 40Msps ADC, covering of 17 bits [8] , [9] . This board is developed b of Chicago. The fast signal processing chain in and two parallel clamping amplifie Each analog signal is digitized by a bit dynamic range is achieved. With has a least energy deposition in a c tronics Option-II under Physique Corpusculaire de designed as an ASIC chip, king as a current conveyor, opied to three outputs in 64x), and each output will sampling ADC to cover a s Option-III is based on a d Encoder (QIE) chip, ne National Laboratory. A into 4 ranges, with each of the current signal into 6i/23, 4i/23, 2i/23 and i/23, ted integrator and a 6-bit a dynamic range of 17 bits, n.
Option-I analog front-end for LHC RUN 2 as it is the analog trigger signal. The nside a PMT block in the ontrol bus is implemented onfiguration and controls. d in LVDS. A pair of high ables bring the differential ta digitization and another differential signal to the analog trigger. ncludes a 7-pole LC shaper rs with a gain ratio of 32. a 12-bit 40Msps ADC. 17-h this system, a particle that cell (e.g. a 220MeV muon particle) will yield about 10 to 35 counts fro output with a good signal noise ratio (rms noi
The shaper has a sensitivity of 2V/800p time of 25ns with approximately symmet falling times at the output. The output puls FWHM and the output impedance is 126Ω ratio of 32, the high gain channel has a dynam 25pC, while low gain channel has a dynam 800pC.
The slow signal processing chain includes that is designed to monitor the minimum bi PMTs during proton-to-proton collisions; a long term detector efficiency and the PMT sta minimum bias current varies from location t detector, the integrator needs to measure the range from 2nA to 4uA, thus, 6 programmabl values of 2.7MΩ, 25MΩ, 27.MΩ, 52.7M 97.MΩ can be set to adjust the integrator integrator is able to achieve <1% energy re entire dynamic range.
The other tasks of the integrator are to che from each scintillating tile to its PMT and TileCal detector and the PMT gains. By ch path and light intensity measurement, defect or bad fiber connections inside detector cel This task is done by using a Cs137 source tha holes in the scintillating tiles of the calorimet current from the integrator [7] is being read o output is sent to the Main Board for digitizati in the control bus.
An on-board charge injection calibratio linearity better than 0.3% and amplitude acc 0.1% over the entire dynamic range implemented for fast electronics calibration. T used to normalize the channel gains and ga high gain and low gain channels, as well as to linearity and noise. The charge injection can analyze trigger algorithms by injecting charge specific channels in one or more trigger towe particle tracks. The other on-board electr implementation is to calibrate the integrator g the integrator output ripple, noise and pedesta make system performance and triggering feasible and efficient.
In addition, to comply with the presen system and compare the analog and digital tri in real time, an analog trigger output still i analog front-end board. In the Phase II upg triggering will be completely removed sinc digital trigger scheme will be the default.
B. Main Board
In the present TileCal readout system, the stored in pipeline buffers on digitizer board a if the events are accepted by the first level tri signals are generated by analog summation of into trigger tower sums [10] , [11] . The HL-L more complex events that will require algorithms in more detailed information to om a single PMT ise of 1-2counts 
The Main Board design is based off-the-shelf components, and requirements. The dual 12-bit 40M 12) is used to digitize the PMT channels; it uses a single 1.8V supp channel. A serial data bus is implem of 560Mbps (14-bit x 40Msps in Daughter Board. The ADC also g latching clock and a 40MHz da alignment. The data is latched at th edge. The ADC analog input dynam peak with a common mode voltage biases at the ADC differential inpu shifter, which translates the back-t (one side swings from 0 to positive, 0 to negative) to true differential sig voltage of 0.9V. The bias voltages c multi-channel 12-bit DAC (LTC265 Since the integrator output is s digitized by a 16-bit, 58.6kHz ADC integrator ADCs share an I 2 C bus to Board. A readout rate of the integra of Hertz to a few hundred Hert oversampled data can be further electronics for suppressing the noise A diagram of a single PMT reado is shown in Fig. 5 . signals from the bi-gain ply, consuming 56mW per mented to send data at a rate the default mode) to the generates a 280MHz data ata frame clock for data he clock rising and falling mic range is 0-1V peak to e of 0.9V. The proper DC uts are required for a level to-back differential signal the other side swings from gnals with a common mode can be set individually by a 56). slow, each output can be C (Max1169), and every 3 o send data to the Daughter ator ADC from a few tens tz will be sufficient; the averaged in off-detector e. out flow on the Main Board out.
In order to reduce data latency and minim single event upset in the FPGAs due t environment, the ADC output data will be d the Daughter Board without buffering in a Main Board. The low latency readout schem digital triggering in real time. Fig. 6 shows the first prototype of the M sized 690mm x 100mm. To increase system board diode-OR circuitry is added for redundancy. The layout of the Main Boa divided into two sections; each with its o power supply input via the patch panel. In th operation, the diode-OR is turned off, so that work independently. However, if the powe section fails, the diode-OR will turn on, and will automatically take over and supply both s The highest radiation levels the electronic is for the electronics mounted near the gap b and extended barrel modules. The radiation as the distance from the gap increases and factor of 10 halfway down the length of the M this reason, the Point Of Load regulators a components are all laid out at the far-end, wh exposure is lower. All the regulator chips r sinks are mounted on the back side of the prin (PCB), the thermal pads or thermal couplers from the devices directly to the water cooled d
The Main Board PCB layout is very challe fast digital signals and very low noise an routed in a limited space. The board has 24 ch electronics being placed at specific locatio analog performance. Each ADC transmits the 560Mbps to the Daughter Board via a FMC 4 at the far-end. The longest traces at such hig than 20 inches, and the fact that they cross a f makes it very difficult to achieve noise immun In total, more than 10 channels of o switching regulators have been mounted on t board due to radiation concerns. The D regulators generates 5 primary local volta +2.5V, +1.8V, +1.2V) which are filtered b different analog and digital loads in each switching regulators are the major noise sour Therefore, a good local isolation and signal analog and digital signals return paths are reduce ground bounce, crosstalk and noise p balanced switching phases of the DC/DC sw help minimize electromagnetic interference.
The PCB is laid out in 6 signal layers and where 3 redundant non-split ground laye improving signal integrity and minimize the s mize the effects of to the radiation directly routed to an FPGA on the me will benefit the Main Board. It is reliability, an onr power supply ard is physically own single +10V he case of normal t the two sections er supply in one d the other supply sections.
Main Board.
cs will encounter between the barrel drops off rapidly is reduced by a Main Boards. For and other critical here the radiation requiring thermal nted circuit board conduct the heat drawer frame. enging since very nalog signals are hannels of analog ns to ensure the e data at a rate of 400-pin connector h speed are more few analog blocks, nization. on-board DC/DC the far-end of the DC/DC switching ages (+5V, -5V, before reaching 9 section. DC/DC rces on the board. l integrity for the e very crucial to pickup. Designing witchers will also d 8 power layers, ers are used for signal crosstalk.
C. Daughter Board
The Daughter Board, developed is a data hub responsible for communication between on-detecto well as for controlling and monit electronics [12] , [13] . To reach th hardware and firmware have to be and later proven to be sufficiently ra a first generation of the Daughter Bo issues, much remains to be studied The hardware features of the s Daughter Board have now been tes the electrical characterization of performance at 10Gbps as well as single data rate. The firmware was hardware of the second generation includes a Kintex 7 FPGA and a 40 an optional 60Gbps Avago Tech (AFBR-775BEPZ)
for high Furthermore the clock layout was r of a 4.8Gbps data stream encod protocol and transmitting data with which can be received without losi this communication framework, ondifferent setups were performed us evaluation boards. As a result the se Board is a major step towards a wor point most of the functionality of been verified and the process o functional prototype has already sta has been designed for redundant second generation prototype of Da Fig. 7 . The QSFP+ module has passed t sufficient capability to handle the re third generation of the Daughter B PPOD links.
D. Super ReadOut Driver
The Super ReadOut Driver (sRO project has been designed by Univer acquisition, data reconstruction a information to the L1Calo trigger sy the radiation test and has a equired data rates; thus the Board will no longer use OD) for the Demonstrator rsidad de Valencia for data and for providing digital ystem [14] .
The sROD module will implement synchronize the new readout chain with acquisition system. The sROD module will a with the on-detector electronics to transmit c and reconfigure electronics settings, for exa parameters to configure the analog Front-En Boards and Daughter Boards, and detector c to control the high voltage power supplies PMTs. Moreover, the sROD module will incl functionalities for pulse recognition, feature summation and merging, required to send tr L1Calo system. As shown in Fig. 8 , the sROD is a Advanced Mezzanine Card designed to be Advanced Telecommunications Computin (ATCA) carrier or in a Micro Telecommunica Architecture (µTCA) system. It includes one and one Kintex 7 FPGA as processing devic modules are used to communicate with the D The first prototype of the sROD module wil the end of summer 2013.
III. THE TILECAL DEMONSTRATOR SYST
The Main Board and Daughter Board p have started in fall 2013. A test setup for t prototyping electronics is shown in Fig. 9 . 
IV.
THE TILECAL DEMONSTRA A series of radiation tests are pla the system performance and functi and the requirements are met. The r for the TileCal on-detector electron [15] - [17] . The University of Chica Laboratory have performed several for the Analog Front-End Board components on the Main Board Some of the weak components fou the radiation tests have been components.
V. SUMMARY
Aiming to design a new read system for Phase II TileCal upgrad completely re-designed electronics, available off-the-shelf advanced co The system has a 17-bit dynamic ra noise ratio to readout PMT signals. both analog (for compatibility with digital L1Calo trigger signals. The project is to understand the design Phase II upgrade, and gain some fi with the low noise readout front-end trigger implementations and to e algorithms. This work will greatly design tasks for TileCal.
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